Technology overview

 
    W - series
    H - series
    B - series
    SCMOS - series
   
  Process selection guide
 
  Typical applications
    High performance analog
    Power management
    Sensor control
    RFID
   
Technology roadmap
    HIVICS
    PPM2
     
  Technology portfolio
  SCMOS1A
  SCMOS3E
  SCMOS3EE
  SCMOS3RT
  WPC
  WPX
  WXC
  HGC
  HJC
  HJB
  HJV
  HJW
  HSA
  HSC
  BW
  BiCMOS2SC

 
Home >> Technology

Technology roadmap

“More than Moore” development strategy

MHS Electronics development route doesn’t consist in following the ITRS roadmap, competing on nanometer CMOS processes, with the largest Silicon Foundry Contract Manufacturing suppliers such as TSMC, UMC, SMIC and Chartered SC.

Our development strategy consists in rather following the More than Moore law, aiming to optimize your system integration performance and cost.

System integration optimization could be done having complementary device and function capabilities within an added value technology process.

As an example, the combination of LV Digital CMOS, with optimized passive devices, High Voltage CMOS, high performance Bipolar transistors, and embedded non-volatile memories could allow a single chip integration at optimized chip size.

Moreover, heterogeneous integration of high-value precise passive elements and MEMS (Micro-electrical-mechanical-systems) opens new fields for advanced function integration on a chip.


As a summary, with respect to our actual technology portfolio, development roadmap will consist in:
Improving the performance and capabilities of each of our technology series (Higher Voltage, Higher Temperature, Higher Power…)
Building advanced technology platforms resulting from the convergence of CMOS, advanced Bipolar and power transistors
Building heterogeneous technology integration platforms to embed new functions

 

On-going funded R&D programs

HIVICS: Design For Manufacturing of High Voltage ICs on SOI for Automotive applications
PPM2: Precision Passive Components in Silicon Substrates and On Integrated IC Process